

Performance Improvement of Millimeter wave Circuits for 5G Applications

Poster Id: 91

Subbareddy Chavva, Research scholar and Dr. Immanuel Raja, Assistant professor



Department of Avionics, Indian Institute of Space Science and Technology, Thiruvananthapuram, India.

Motivation & Objective

The performance of millimeter-wave circuits in 5G applications is strongly correlated to the performance of on-chip inductors. Enhancing the quality factor (Q) of the inductors, along with improving the linearity and efficiency of the circuits, improves the overall performance.

1. Proposing various techniques for quality factor enhancement of on-chip spiral inductors and techniques to reduce the area occupied by the inductors used at millimeter-wave frequencies.

2. Design of a 28 GHz transmitter with high linearity and output power in silicon CMOS for 5G applications.

Quality factor Enhancement Techniques Analysis **2. Vertical Outer diameter Shrinking** 1. Optimization of Guard ring Spacing The floating n-wells form unbiased p-n junction diodes with the p-substrate. Introduction The unbiased diodes form electrical obstruction (high • The effect of changing the guard ring spacing (S_a) on the impedance) on the substrate. performance metrics of single-turn octagonal inductor is • Eddy currents and capacitive coupled currents reduced. studied. Eddy current resistance equation [1],

• Four different sized inductors (30pH, 50pH, 80pH and 200pH) used at mm-wave frequencies are considered for

 $R_{eddy} \approx \frac{\sigma_{sub}}{4c} (\mu n f)^2 d_{avg}^3 \rho^{0.7} z_{n,ins}^{-0.55} z_{n,sub}^{0.1}$

1525 μm

Fig.7. Micrograph of the chip, indicating

and labelling the three test inductors

referred, along with their de-

30

20

- Structure-1

- Structure-2



the analysis.

Guard ring **Theoretical Analysis** • Model - Two inductors magnetically coupled to each other. Signal loss due to guard ring current from inductor-Quality factor degradation

The guard ring current (I_a) reaches its first maximum and first minimum at, $\frac{\iota_g}{2} \approx 0.42$ and λ_{Igmax} $\frac{l_g}{2} \approx 1.12$ λ_{Igmin}

Where, l_q is guard ring length.

• *Q* degrades sharply at, $f_{Igmax} = \frac{0.42c}{l_g \sqrt{\epsilon_{r,eff}}}$

Where, $l_g \approx 4(d_{out} + 2S_g) - 2\,\mu m.$ • *Q* is expressed as,



Fig.1. A typical octagonal single turn spiral inductor surrounded by guard ring.



Fig.2. Model of spiral inductor and guard ring surrounding it at high frequencies.



Frequency (GHz)

Significant improvement

in Q with change in S_a at

relatively less for larger

L and f_{SR} are unaffected

higher frequencies.

Improvement in Q is

Conclusion

inductors.

Measurements

- Inductors are fabricated on a commercial 180nm CMOS process.
- Wafer probing
- SOL (Short- Open-Load) de-embedding method.
- S_{11} measurement up to 40 GHz



Fig.8. Plots of measured quality factor and inductance against frequency for the 120 pH regular inductor and the two inductors with n-well patterned structure-1 and structure-2.

Fig.10 (a) Regular octagonal Inductor (b) Vertical outer diameter shrinking of the inductor

3. Port Spacing



Fig.11 (a) Regular inductor with port spacing S_p (b) The inductor with increased port spacing $S_p + \Delta x$

Table 2: Comparison with equivalent
 regular octagonal inductor (80pH) at 20GHz

Inductor	Reg+ H4	Reg. Equi.	Reg- V4	Reg. Equi.	
idelength	18µm	19µm	$18 \mu m$	17.1µm	
L (pH)	81.9	81.1	71.6	71.6	
Q	16.6	17.2	15.6	16	

Conclusion

- Q is not affected much with irregular shapes.
- These shapes can be used instead of the regulars to fit



Frequency (GHz)

Fig.12 Micrograph of the chip, taped out in a 180nm CMOS, indicating in the layout requirements. and labelling the test inductors.

Frequency (GHZ)

—— S_p=5µт

— S_ρ=13μm

—_____S__=15μm





Fig.4. Plot of the simulated Q and predicted Q for 30pH inductor for various values of Sg.

*Chavva Subbareddy, Immanuel Raja. "Enhancing on-chip performance of single-turn octagonal inductor at millimeter wave and Sub-THz frequencies through grounded guard ring optimization." AEU-International Journal of Electronics and Communications (2023): 154817. (Elsevier Q1 journal with IF 3.2 and cite score 7.2)

2. N-well Patterning in the p-substrate

Introduction

- Quality factor of on-chip inductors is improved through nwell patterning on a p-type substrate in a typical CMOS process.
- Two styles of patterning structures are proposed.

Table 1: The comparison of the measured parameters

Patterning Technique/ Parameter	N-well patterned Structure-1 @20 GHz (This work)	N-well patterned Structure-2 @20 GHz (This work)	Poly silicon PGS @ 2 GHz [2]	n+ diffusion PGS @ 1 GHz [3]	Partial poly silicon PGS @ 4.2 GHz [4]
L (Regular/ with PGS)	120pH/ 130pH	120pH/ 125pH	7.5 nH/ 7.4 nH	4.8 nH/ 4.81 nH	-
Q (Regular/ with PGS)	3.1/ 5.5	3.1/ 3.6	5.08/ 6.76	-	6.12/ 9.58
% change in L	8 %	4 %	-1 %	0 %	-
% change in Q	77 %	16 %	33 %	21 %	56 %

Conclusion

- Quality factor improved without degrading the selfresonant frequency.
- Improvement in Q with structure-1 is better than with structure-2.
- Proposed technique is better than other PGS techniques.

*Under review

Experimental Analysis of Irregular shaped On-chip

*Manuscript under preparation

28 GHz Transmitter design in 65nm CMOS for 5G Applications*





Fig. 5: Single turn octagonal spiral inductor with N-well patterned structures in the substrate. (a) Structure-1 with vertically oriented strips of n-well (b) Structure-2 with small islands of n-well (c) Cross-sectional view of structure-1 (d) Cross-sectional view of structure-2.

Inductors

Introduction

- Irregular shaped spiral structures are proposed for onchip inductors used in mm-wave applications.
- The irregular shaped inductors (60pH, 80pH and 120pH) are taped out in a 180nm CMOS process and measured for their Q and inductance values.

1. Horizontal Outer diameter Expansion



Fig.9 (a) Regular octagonal Inductor (b) Horizontal outer diameter expansion of the inductor



Fig. Transient response of

power amplifier output.

Fig. Micrograph of the chip, taped out in 65nm silicon CMOS.

*Ongoing work

Acknowledgements

Dr. Immanuel Raja acknowledges the support of the Science and Engineering Research Board (SERB), Department of Science and Technology (DST), Government of India for supporting this work in part under the SERB Start-up Research Grant (SRG/2020/002003) and the support of IIST under the IIST-Fast-Track project scheme (2020AVFSTK015).

References

- Lee TH. The design of CMOS radio-frequency integrated circuits. Cambridge university press; 2003 Dec 22.
- 2. Yue CP, Wong SS. On-chip spiral inductors with patterned ground shields for Si-based RF
- ICs. IEEE Journal of solid-state circuits. 1998 May;33(5):743-52. Chen YE, Bien D, Heo D, Laskar J. Q-enhancement of spiral inductor with N/sup+/-diffusion
- patterned ground shields. In2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No. 01CH37157) 2001 May 20 (Vol. 2, pp. 1289-1292). IEEE.
- 4. Lin YS, Chen CZ, Liang HB, Chen CC. High-performance on-chip transformers with partial polysilicon patterned ground shields (PGS). IEEE transactions on electron devices. 2006 Dec 26;54(1):157-60.